

FIG. 1 - PRIOR ART










FIG. 2
















FIG. 8















FIG. 13








PHASE	PROCESS STEPS		DESCRIPTION/NOTES		
	MATERIAL ACQUISITION & PREPARATION				
	Obtain Silicon Wafer	1	Standard 8" Silicon (6"for prototype)		
1	Deposit SiO2	2	0.5-1.0 µm (insulation and adhesion)		
'	BOTTOM METAL DEPOSITION				
	Deposit Titanium	1	200 - 500 Å		
	Deposit Copper	2	2 microns		
	Deposit Tantalum	3	2000 A		
	DIELECTRIC FORMATION				
2	Tantalum Oxide Deposition	1	Anodization		
	DIELECTRIC PATTERNING		MASK 1		
	Apply Resist	1	Typically 4 microns		
3	Exposure		Minimum feature size: 20 microns		
	Develop	3			
	Etch Tantalum Oxide	4	Typically RIE		
	Etch Tantalum	5	Typically RIE		
	TOP METAL DEPOSITION	L			
	Deposit Titanium	_	200 - 500 Å		
	Deposit Copper	2	2 microns		
	TOP METAL PATTERNING	L	MASK 2		
	Apply Resist		Typically 4 microns		
ļ	Exposure		Minimum feature size: 20 microns		
	Develop	3			
	Etch Copper	+	Wet or dry		
	Etch Titanium	_	Wet or dry		
	Strip Resist	6			
	PASSIVATION (OPTIONAL)	Ļ	·		
	Apply BCB	1			
4	Exposure	2			
	Develop	3			
	Cure	4			

FIG. 17

BEST AVAILABLE COPY



Input Voltage	Gate Length (Process)	Qg(pC)	Fsw(MHz)
12	0.8 um	>40	1-5
12	0.5 um	27	10-20
5	0.5 um	27	10-20
5	0.35 um	20	20-30
3.3	0.35 um	20	20-30
3.3	0.25 um	10	50-60
3.3	0.18 um	6	80-100

FIG. 20

FIG. 21 3.060us 3.040us 1 A/ns transient. 6 ns [166 MHz] delay to model controller sampling and response **Transient Up Response** 3.020us Time 3.000us 2.980us 0.975V <del>↓</del> Co∪T 1.000 1.025V -0.5A 10.0A 5.0A




FIG. 22






FIG. 23








FIG. 26




FIG. 27




FIG. 28









FIG. 29














FIG. 37




FIG. 38